English
2.5D GPU / 2D & 3D Vector Graphics (OpenVG) Accelerator - D/AVE HD
You are here:
SC6MC Standard Cell Library - UMC 55 nm L55ULP
ARM® Logic IP solutions are the ideal choice for advanced, deep submicron SoC designs. The Standard Cell Libraries are complemented by Power Management Kit and ECO Kit extensions, delivering optimal performance, power and area results.
View SC6MC Standard Cell Library - UMC 55 nm L55ULP full description to...
- see the entire SC6MC Standard Cell Library - UMC 55 nm L55ULP datasheet
- get in contact with SC6MC Standard Cell Library - UMC 55 nm L55ULP Supplier
Logic IP IP
- Aeonic Generate Digital PLL for multi-instance, core logic clocking
- Duet Package of Embedded Memories and Logic Libraries for GF (55nm, 40nm, 22nm)
- Duet Package of Embedded Memories and Logic Libraries for Huali (55nm, 40nm)
- Duet Package of Embedded Memories and Logic Libraries for SMIC (65nm, 40nm)
- Duet Package of Embedded Memories and Logic Libraries for TSMC (65nm, 40nm, 28nm, 16nm, N7, N6, N5, N4P)
- Duet Package of Embedded Memories and Logic Libraries for UMC (40nm, 28nm)