Bluetooth Dual Mode v5.4 / IEEE 15.4 PHY/RF IP in TSMC22nm ULP
SC7 Standard Cell Library - SMIC 130 nm Logic013
View SC7 Standard Cell Library - SMIC 130 nm Logic013 full description to...
- see the entire SC7 Standard Cell Library - SMIC 130 nm Logic013 datasheet
- get in contact with SC7 Standard Cell Library - SMIC 130 nm Logic013 Supplier
Logic IP IP
- Aeonic Generate Digital PLL for multi-instance, core logic clocking
- H.264 Baseline Encoder with compressed reference frame store
- Duet Package of Embedded Memories and Logic Libraries for GF (55nm, 40nm, 22nm)
- Duet Package of Embedded Memories and Logic Libraries for Huali (55nm, 40nm)
- Duet Package of Embedded Memories and Logic Libraries for SMIC (65nm, 40nm)
- Duet Package of Embedded Memories and Logic Libraries for TSMC (65nm, 40nm, 28nm, 16nm, N7, N6, N5, N4P)