MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
SC7 Standard Cell Library - TSMC 90 nm CEN90FT
View SC7 Standard Cell Library - TSMC 90 nm CEN90FT full description to...
- see the entire SC7 Standard Cell Library - TSMC 90 nm CEN90FT datasheet
- get in contact with SC7 Standard Cell Library - TSMC 90 nm CEN90FT Supplier
Logic IP IP
- Aeonic Generate Digital PLL for multi-instance, core logic clocking
- H.264 Baseline Encoder with compressed reference frame store
- Duet Package of Embedded Memories and Logic Libraries for GF (55nm, 40nm, 22nm)
- Duet Package of Embedded Memories and Logic Libraries for Huali (55nm, 40nm)
- Duet Package of Embedded Memories and Logic Libraries for SMIC (65nm, 40nm)
- Duet Package of Embedded Memories and Logic Libraries for TSMC (65nm, 40nm, 28nm, 16nm, N7, N6, N5, N4P)