MIPI C-PHY v1.0 D-PHY v1.2 RX 2 trios/2 Lanes in TSMC (12nm, N5)
SC9MC Power Management Kit - TSMC 28 nm CLN28LE
View SC9MC Power Management Kit - TSMC 28 nm CLN28LE full description to...
- see the entire SC9MC Power Management Kit - TSMC 28 nm CLN28LE datasheet
- get in contact with SC9MC Power Management Kit - TSMC 28 nm CLN28LE Supplier
Logic IP IP
- Aeonic Generate Digital PLL for multi-instance, core logic clocking
- H.264 Baseline Encoder with compressed reference frame store
- Duet Package of Embedded Memories and Logic Libraries for GF (55nm, 40nm, 22nm)
- Duet Package of Embedded Memories and Logic Libraries for Huali (55nm, 40nm)
- Duet Package of Embedded Memories and Logic Libraries for SMIC (65nm, 40nm)
- Duet Package of Embedded Memories and Logic Libraries for TSMC (65nm, 40nm, 28nm, 16nm, N7, N6, N5, N4P)