SGMII PHY
This document describes the operation and performance of the PHY and describes how to program the PHY to support different standards and testing modes using Innosilicon’s PHY Programming Utility. The PHY module includes a top-level wrapper integrating both the Physical Media Attachment (PMA) layer, and the Physical Coding Sub-Block (PCS) layer.
View SGMII PHY full description to...
- see the entire SGMII PHY datasheet
- get in contact with SGMII PHY Supplier
SGMII IP
- Multi-protocol SerDes PMA - PCIe1 PCIe2 PCIe3 PCIe4 PCIe5 and more
- Multi-protocol SerDes PMA in FDSOI (GF22FDX FDX 22FDX) - PCIe1 PCIe2 PCIe3 PCIe4 and more
- 32G Multi Rate SerDes PHY - GlobalFoundries 22FDX
- 32G Multi Rate Long Reach SerDes PHY - GlobalFoundries 12LP and 12LPP
- 32G Multi Rate Very Short Reach SerDes PHY - GlobalFoundries 12LP and 12LPP
- 25GE/10GE/SGMII/1000BASE-X and MAC