NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
Single, Dual and Quad SPI Flash Controller with Boot and Execute On-The-Fly Features
The core automatically identifies a variety of serial flash memories and communicates with the attached device at the maximum possible bandwidth. Register accesses are used to insert access requests and read/write data into/out SPI-MEM-CTRL core. Communication with devices other than those automatically identified, is also feasible as the core can be programmed with the memory device parameters. The SPI-MEM-CTRL can read, write or erase any part of the memory.
The core is rigorously verified. A complete verification environment that helps designers verify the functionality and compliance of the core, and additional aids for system-level simulation are available.
View Single, Dual and Quad SPI Flash Controller with Boot and Execute On-The-Fly Features full description to...
- see the entire Single, Dual and Quad SPI Flash Controller with Boot and Execute On-The-Fly Features datasheet
- get in contact with Single, Dual and Quad SPI Flash Controller with Boot and Execute On-The-Fly Features Supplier
Block Diagram of the Single, Dual and Quad SPI Flash Controller with Boot and Execute On-The-Fly Features
SPI Flash Controller IP
- Flash SPI controller master/slave
- xSPI NOR Flash controller
- SPI FLASH Controller with Execute in place – XIP (SINGLE, DUAL and QUAD SPI Bus Controller with DDR / DTR support and optional AES Encryption)
- Slave side SPI/QPI controller 133MHZ
- Quad-SPI FLASH Controller AHB
- Controller IP, SPI Flash controller, Soft IP