English
Scalable multicore architecture for a range of macrocells, small cells, cloud-RAN, DFE/DPD/ and more
You are here:
Single Port SRAM compiler - Memory optimized for high density and low power - Deep N Well supported - compiler range up to 320 k
Single Port SRAM compiler - TSMC 55 nm LP - Memory optimized for high density and low power - Deep N Well supported - compiler range up to 320 k
View Single Port SRAM compiler - Memory optimized for high density and low power - Deep N Well supported - compiler range up to 320 k full description to...
- see the entire Single Port SRAM compiler - Memory optimized for high density and low power - Deep N Well supported - compiler range up to 320 k datasheet
- get in contact with Single Port SRAM compiler - Memory optimized for high density and low power - Deep N Well supported - compiler range up to 320 k Supplier