English
NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
You are here:
SMIC 0.13um high density Dual-Port SRAM compiler
0.13um high density Dual-Port SRAM compiler
View SMIC 0.13um high density Dual-Port SRAM compiler full description to...
- see the entire SMIC 0.13um high density Dual-Port SRAM compiler datasheet
- get in contact with SMIC 0.13um high density Dual-Port SRAM compiler Supplier
Memories IP
- LPDDR5X DDR Memory Controller
- Duet Package of Embedded Memories and Logic Libraries for GF (55nm, 40nm, 22nm)
- Duet Package of Embedded Memories and Logic Libraries for Huali (55nm, 40nm)
- Duet Package of Embedded Memories and Logic Libraries for SMIC (65nm, 40nm)
- Duet Package of Embedded Memories and Logic Libraries for TSMC (65nm, 40nm, 28nm, 16nm, N7, N6, N5, N4P)
- Duet Package of Embedded Memories and Logic Libraries for UMC (40nm, 28nm)