SMIC 0.13umLL Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
The compiler supports a comprehensive range of words and bits. While satisfying speed and power requirements, it has been optimized for area efficiency.
VeriSilicon SMIC 0.13um Low Leakage Process High-Speed Synchronous Memory Compiler uses four layers within the blocks and supports metal 4, 5, 6, 7 or 8 as the top metal. Dummy bit cells are designed in with the intention to enhance reliability
View SMIC 0.13umLL Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler full description to...
- see the entire SMIC 0.13umLL Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler datasheet
- get in contact with SMIC 0.13umLL Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler Supplier
SMIC IP
- Low Jitter PLL with Accurately Spaced 16-Phase Output Clocks
- Complete USB Type-C Power Delivery PHY, RTL, and Software
- USB 2.0 nanoPHY in SMIC (65nm)
- Duet Package of Embedded Memories and Logic Libraries for SMIC (65nm, 40nm)
- eMMC 5.1 HS400 PHY and I/O Pads in TSMC 28HPM-NS
- USB V3.1 Power Delivery Type-C Port Evaluation board for OTI9108 IP