30mA, Capless High PSRR LDO Regulator for RF and Analog Applications in TSMC 28nm
SMIC 0.18um Single-Port/Dual-Port SRAM, Two-Port Register File and Diffusion ROM Compiler for Linux
The compiler supports a comprehensive range of word and bit lengths. While satisfying speed and power requirements, it is optimized for area efficiency.
VeriSilicon SMIC 0.18um Synchronous Memory Compiler uses four layers within the blocks and supports metal 4, 5, or 6 as the top metal. Dummy bit cells are synthesized with the intention to enhance reliability.
View SMIC 0.18um Single-Port/Dual-Port SRAM, Two-Port Register File and Diffusion ROM Compiler for Linux full description to...
- see the entire SMIC 0.18um Single-Port/Dual-Port SRAM, Two-Port Register File and Diffusion ROM Compiler for Linux datasheet
- get in contact with SMIC 0.18um Single-Port/Dual-Port SRAM, Two-Port Register File and Diffusion ROM Compiler for Linux Supplier
SMIC IP
- Low Jitter PLL with Accurately Spaced 16-Phase Output Clocks
- Complete USB Type-C Power Delivery PHY, RTL, and Software
- USB 2.0 nanoPHY in SMIC (65nm)
- Duet Package of Embedded Memories and Logic Libraries for SMIC (65nm, 40nm)
- eMMC 5.1 HS400 PHY and I/O Pads in TSMC 28HPM-NS
- USB V3.1 Power Delivery Type-C Port Evaluation board for OTI9108 IP