SMIC 55nm LL Standard digital IO
Features
- Standard digital IO;
- Cell Size (Width * height) 55um * 135um with DUP in-line bonding pads;
- Work voltage: 2.5V power with 3.3V input tolerance; 3.3V power with 5V input tolerance;
- SMIC 55nm Logic Salicide 1.2/1.8/2.5/3.3V Low Leakage Process and SMIC 55nm Mixed Signal and RF Salicide 1.2V/2.5V low leakage Process;
- Suitable for 6, 7, 8 and 9 layers application (single top metal);
- Suitable for 6, 7, 8, 9 and 10 layers application (double top metal);
View SMIC 55nm LL Standard digital IO full description to...
- see the entire SMIC 55nm LL Standard digital IO datasheet
- get in contact with SMIC 55nm LL Standard digital IO Supplier