English
You are here:
Spartan-6 FPGA GTP Transceiver Wizard
The LogiCORE™ IP Spartan-6 GTP Transceiver Wizard automates the task of creating HDL wrappers to configure the on-chip GTP transceivers on Spartan-6 devices. The Wizard’s customization GUI allows users to configure one or more high-speed serial transceivers using either pre-defined templates supporting popular industry standards, or from scratch, to support a wide variety of custom protocols.
View Spartan-6 FPGA GTP Transceiver Wizard full description to...
- see the entire Spartan-6 FPGA GTP Transceiver Wizard datasheet
- get in contact with Spartan-6 FPGA GTP Transceiver Wizard Supplier
Interface and Interconnect IP
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Universal Chiplet Interconnect Express (UCIe) Controller
- Serial Peripheral Interconnect Master & Slave Interface Controller
- UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect
- Physical Layer Interface Core
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC