MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
Specialty SSTL IO IP, UMC 0.25um Logic process
View Specialty SSTL IO IP, UMC 0.25um Logic process full description to...
- see the entire Specialty SSTL IO IP, UMC 0.25um Logic process datasheet
- get in contact with Specialty SSTL IO IP, UMC 0.25um Logic process Supplier