SPI Master Controller w/FIFO (AHB & AHB-Lite Bus)

The Digital Blocks DB-SPI-M is a Serial Port Interface (SPI) Controller Verilog IP Core supporting only Master SPI Bus transfers (both Full Duplex and Half Duplex). The DB-SPI-M contains an AMBA AXI, AHB, or APB Bus Interface for interfacing a microprocessor to external SPI Slave devices.

The DB-SPI-M contains Transmit/Receive FIFOs and Finite State Machine control with status & interrupt capability to fully off-load from the microprocessor the transfer of data over the SPI Bus. Optionally, the user can transfer transmitted or received data from the SPI Bus to user memory via an optional DMA Controller.

• see the entire SPI Master Controller w/FIFO (AHB & AHB-Lite Bus) datasheet
• get in contact with SPI Master Controller w/FIFO (AHB & AHB-Lite Bus) Supplier