Multi-Protocol Engine with Classifier, Look-Aside, 5-10 Gbps
SPI Master Serial Interface Controller
Features a simple command interface and permits multiple SPI slaves to be controlled directly from your FPGA, CPLD or ASIC device.
View SPI Master Serial Interface Controller full description to...
- see the entire SPI Master Serial Interface Controller datasheet
- get in contact with SPI Master Serial Interface Controller Supplier
Block Diagram of the SPI Master Serial Interface Controller IP Core
