ST 6-bit, 20 GSPS Analog to Digital Converter IP block
It is the only IP core in this sampling rate class that is available with a high-speed input buffer, track and hold stage, and encoder -based full data rate output interface.
The cost-effective IP block has been designed and verified for FDSOI processes and validated at 28 nm FDSOI process.
View ST 6-bit, 20 GSPS Analog to Digital Converter IP block full description to...
- see the entire ST 6-bit, 20 GSPS Analog to Digital Converter IP block datasheet
- get in contact with ST 6-bit, 20 GSPS Analog to Digital Converter IP block Supplier