MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
Standard Cell (MiniLib) Library IP, 6 tracks, UMC 0.11um LL/FSG process
View Standard Cell (MiniLib) Library IP, 6 tracks, UMC 0.11um LL/FSG process full description to...
- see the entire Standard Cell (MiniLib) Library IP, 6 tracks, UMC 0.11um LL/FSG process datasheet
- get in contact with Standard Cell (MiniLib) Library IP, 6 tracks, UMC 0.11um LL/FSG process Supplier