English
You are here:
Stream Buffer Controller
The Stream Buffer Controller IP Core implements a versatile Stream to Memory Mapped DMA bridge with 16 independent streams. The IP core allows data buffering in an external memory device to provide virtual FIFO capability with up to 4 GB memory size. It provides AMBA® AXI4-Stream interfaces for each write and read data stream. A common memory-mapped master interface (AXI or Avalon) is provided to access the external memory device over an interconnect.
View Stream Buffer Controller full description to...
- see the entire Stream Buffer Controller datasheet
- get in contact with Stream Buffer Controller Supplier
Block Diagram of the Stream Buffer Controller IP Core
Stream Buffer Controller IP
- Stream Buffer Controller
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 5.0 Controller supporting Endpoint, Root Port, Switch, Bridge and advanced features
- PCIe 5.0 Controller with AMBA AXI interface
- PCIe 4.0 Controller with AMBA AXI interface
- MIPI CSI-2 TX Controller for v2.1