English
You are here:
Transition cells for 40nmLL IO libraries
Features
- Transition cells for 40nmLL IO libraries
- SMIC 0.040um Logic Salicide 1.2V/2.5V low leakage Process
- Suitable for 7, 8 and 9 layers application (single top metal)
- Suitable for 7, 8, 9 and 10 layers application (double top metal)
View Transition cells for 40nmLL IO libraries full description to...
- see the entire Transition cells for 40nmLL IO libraries datasheet
- get in contact with Transition cells for 40nmLL IO libraries Supplier
IO IP
- ONFI 4.1 NAND Flash Controller & PHY & IO Pads on 16nm
- TSMC 3nm (N3E) 1.8V SD/eMMC IO
- ONFI 4.1 NAND Flash Controller & PHY & IO Pads on 12nm
- ONFI 4.1 NAND Flash Controller & PHY & IO Pads on 28nm
- 2-16Gbps Multi-Protocol IO Supporting BOW, OHBI and UCIe
- LVDS IO handling data rate up to 50Mbps with maximum loading 60pF