TSMC 5nm (N5)1.8V SD/eMMC PHY, multiple metalstacks

Synopsys SD/eMMC PHY provides an optimal balance for cost and performance for storage solutions. Synopsys SD/eMMC PHY is a hard IP that can be used to implement a single interface that can accomplish 4-bit, 8-bit eMMC & 4-bit SD operations. It includes an optional digi logic circuitry which is required for high-speed operations. It complies with eMMC 5.1 (JESD84-B51A) and SDIO 6.0 JEDEC standards.

• see the entire TSMC 5nm (N5)1.8V SD/eMMC PHY, multiple metalstacks datasheet
• get in contact with TSMC 5nm (N5)1.8V SD/eMMC PHY, multiple metalstacks Supplier