English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
You are here:
TSMC CL016G 160nm Deskew PLL - 260MHz-1300MHz
The Deskew PLL is designed to eliminate the skew between the output of a clock distribution tree and a clock reference. The PLL can also multiply the clock reference by an integer between 1 and 4. It provides three 50% duty cycle skew aligned outputs that are divided down from the internal VCO frequency by 1, 2, and 4.
View TSMC CL016G 160nm Deskew PLL - 260MHz-1300MHz full description to...
- see the entire TSMC CL016G 160nm Deskew PLL - 260MHz-1300MHz datasheet
- get in contact with TSMC CL016G 160nm Deskew PLL - 260MHz-1300MHz Supplier