English
You are here:
TSMC CLN12FFC Ternary Content Addressable Memory Compiler
IGMTLSV04A is a synchronous LVT / ULVT periphery high-density ternary content addressable memory (TCAM). It is developed with TSMC 12nm 0.8V/1.8V CMOS LOGIC FinFET Compact Process. Different combinations of words and bits could be used to generate the most desirable configurations.
Given the desired size and timing constraints, the IGMTLSV04A compiler is capable of providing suitable synchronous TCAM instances models within minutes. It is capable of automatically generating data sheets, Verilog behavioral simulation models, Place & Route (P & R) models, and test patterns for use in ASIC designs. The duty cycle length could be neglected as long as setup/hold times and minimum high/low pulse widths requirements are satisfied. This allows a more flexible clock falling edge during each operation.
Given the desired size and timing constraints, the IGMTLSV04A compiler is capable of providing suitable synchronous TCAM instances models within minutes. It is capable of automatically generating data sheets, Verilog behavioral simulation models, Place & Route (P & R) models, and test patterns for use in ASIC designs. The duty cycle length could be neglected as long as setup/hold times and minimum high/low pulse widths requirements are satisfied. This allows a more flexible clock falling edge during each operation.
View TSMC CLN12FFC Ternary Content Addressable Memory Compiler full description to...
- see the entire TSMC CLN12FFC Ternary Content Addressable Memory Compiler datasheet
- get in contact with TSMC CLN12FFC Ternary Content Addressable Memory Compiler Supplier
TLS IP
- TLS 1.3 - Security Protocol
- Secure-IC's Securyzr(TM) TLS Handshake Hardware Accelerator
- SSL/TLS Processor IP Core with an AXI Bus Interface
- Enterprise class SSL / TLS software library, in cross-platform C
- Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
- Multi-Protocol Crypto Packet Engine, Low Power, Bus Attached