English
You are here:
TSMC CLN16FFC TCAM Compiler with ULVT periphery
IGMTLSV03A is a synchronous ULVT periphery high-density ternary content addressable memory (TCAM). It is developed with TSMC 16nm 0.8V/1.8V CMOS LOGIC FinFET Compact process. Different combinations of words and bits can be used to generate the most desirable configurations.
Given the desired size and timing constraints, the IGMTLSV03A compiler is capable of providing suitable synchronous TCAM instances models within minutes. It is capable of automatically generating the data sheets, Verilog behavioral simulation models, Place & Route (P & R) models, and test patterns for use in ASIC designs. The duty cycle length can be neglected as long as the setup/hold times and minimum high/low pulse widths are satisfied. This allows a more flexible clock falling edge during each operation.
Given the desired size and timing constraints, the IGMTLSV03A compiler is capable of providing suitable synchronous TCAM instances models within minutes. It is capable of automatically generating the data sheets, Verilog behavioral simulation models, Place & Route (P & R) models, and test patterns for use in ASIC designs. The duty cycle length can be neglected as long as the setup/hold times and minimum high/low pulse widths are satisfied. This allows a more flexible clock falling edge during each operation.
View TSMC CLN16FFC TCAM Compiler with ULVT periphery full description to...
- see the entire TSMC CLN16FFC TCAM Compiler with ULVT periphery datasheet
- get in contact with TSMC CLN16FFC TCAM Compiler with ULVT periphery Supplier
TLS IP
- Secure-IC's Securyzr(TM) TLS Handshake Hardware Accelerator
- TLS 1.3
- SSL/TLS Processor IP Core with an AXI Bus Interface
- Enterprise class SSL / TLS software library, in cross-platform C
- Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
- Multi-Protocol Crypto Packet Engine, Low Power, Bus Attached