TSMC CLN65GP 65nm Multi Phase DLL - 260MHz-1300MHz

The Multi Phase DLL is designed for high-speed interface applications. The DLL generates precise multi-phase clocks directly from the reference clock. It delivers optimal jitter performance over a wide frequency range. The analog delay-line architecture used in our DLL design is internally isolated from supply noise for very low output jitter. The analog delay line also provides duty cyle correction.

• see the entire TSMC CLN65GP 65nm Multi Phase DLL - 260MHz-1300MHz datasheet
• get in contact with TSMC CLN65GP 65nm Multi Phase DLL - 260MHz-1300MHz Supplier