MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
TSMC N3P Source Sync 3DIO Library
Synopsys 3DIO is architected to support 2.5D, 3D and SoIC package form factors, with flexible physical dimensions on u-BUMP or TSV integration. It comprises a portfolio of 3DIO IP products enabling various use cases: Synthesizable 3DIO for automated placements of thousands of IOs on the bumps, Source Synchronous 3DIO (SS3DIO) for building custom macros, and fully integrated 3DIO-PHY for high performance and fast time-to-market. Synopsys 3DIO IP Solution is part of the Synopsys IP offering for Multi-Die Solutions including UCIe (PHY, Controller, VIP) and HBM3 IP.
The Synopsys 3DIO enables designers to create efficient chips in a faster time to market, accelerated with Synopsys 3DIC Compiler to ease integration and provide optimized power, performance, and area for a given technology.
View TSMC N3P Source Sync 3DIO Library full description to...
- see the entire TSMC N3P Source Sync 3DIO Library datasheet
- get in contact with TSMC N3P Source Sync 3DIO Library Supplier