UCIe 2.0 PHY 4nm

The UCI Express Specification Revision 2.0 supports high-speed serialization and deserialization at 4GT/s, 8GT/s, 12GT/s, 16GT/s, 24GT/s and 32GT/s with a 64-lane configuration, providing a 1024-bit data bus width. It features automatic per-lane calibration, optional transmitter de-emphasis, and includes an Eye-Opening Monitor (EOM) and loopback test support for both internal and external testing.

• see the entire UCIe 2.0 PHY 4nm datasheet
• get in contact with UCIe 2.0 PHY 4nm Supplier