English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
You are here:
ULL PCIe DMA Controller
Offers new options for your design by supporting multiple configurations in a variety of applications
The PCIe DMA controller enables ultra-fast data transfer between FPGA logic, processors, and memory to meet the requirements of low-latency and datacenters requirements. User-friendly for software developers building low-latency network streaming applications. Easy to integrate with standard PCIe endpoint and Orthogone ULL TCP/IP, UDP/IP Offload Engine.
The PCIe DMA controller enables ultra-fast data transfer between FPGA logic, processors, and memory to meet the requirements of low-latency and datacenters requirements. User-friendly for software developers building low-latency network streaming applications. Easy to integrate with standard PCIe endpoint and Orthogone ULL TCP/IP, UDP/IP Offload Engine.
View ULL PCIe DMA Controller full description to...
- see the entire ULL PCIe DMA Controller datasheet
- get in contact with ULL PCIe DMA Controller Supplier
PCIE IP
- PCIe 5.0 Integrity and Data Encryption Security Module
- PCIe 6.0 Integrity and Data Encryption Security Module
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC
- Multi-protocol SerDes PMA
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP