English
You are here:
Ultra-Low Power Fractional-N digital PLL for IoT Applications in 40nm CMOS
IMEC’s divider-less All-Digital Phase Locked Loop (ADPLL) combines world’s lowest power consumption with state-of-the-art performance and small silicon area. The ADPLL supports industrial requirements for popular 2.4GHz and SubGHz IoT radio standards, such as Bluetooth Low Energy (Bluetooth Smart), IEEE 802.15.4 (ZigBee, Thread) and others.
View Ultra-Low Power Fractional-N digital PLL for IoT Applications in 40nm CMOS full description to...
- see the entire Ultra-Low Power Fractional-N digital PLL for IoT Applications in 40nm CMOS datasheet
- get in contact with Ultra-Low Power Fractional-N digital PLL for IoT Applications in 40nm CMOS Supplier
PLL IP
- TSMC CLN7FF 7nm Clock Generator PLL - 800MHz-4000MHz
- TSMC GF Intel Samsung Deskew Frequency Synthesizer PLL
- TSMC GF Intel Samsung Fractional-N Frequency Synthesizer PLL
- TSMC GF Intel Samsung Integer-N Frequency Synthesizer PLL
- Jitter Cleaner PLL Digital Loop Filter
- TSMC Intel 32kHz Low-bandwidth Frequency Synthesizer PLL