English
You are here:
UltraScale Integrated 100G Ethernet Subsystem
Xilinx offers an integrated 100 Gigabit per second (Gbps) Ethernet Media Access Controller (MAC) and Physical Coding Sublayer (PCS) core for high performance applications. The core is designed to the IEEE 802.3-2012 specification in the latest UltraScale™.
The Xilinx 100 Gbps Ethernet MAC and PCS core provides high-performance interconnect technologies for communications equipment and flexibility in implementing emerging interface standards. The PCS portion of the IP can be configured in CAUI-10 (10 lanes x 10.3125G), CAUI-4 (4 lanes x 25.78125G) or a dynamically switchable CAUI-10 and CAUI-4 mode.
The Xilinx 100 Gbps Ethernet MAC and PCS core provides high-performance interconnect technologies for communications equipment and flexibility in implementing emerging interface standards. The PCS portion of the IP can be configured in CAUI-10 (10 lanes x 10.3125G), CAUI-4 (4 lanes x 25.78125G) or a dynamically switchable CAUI-10 and CAUI-4 mode.
View UltraScale Integrated 100G Ethernet Subsystem full description to...
- see the entire UltraScale Integrated 100G Ethernet Subsystem datasheet
- get in contact with UltraScale Integrated 100G Ethernet Subsystem Supplier