English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
You are here:
UMC 0.5um LOGIC process Low Voltage Gate Array true 5.0V Oscillator IO cells
UMC 0.5um LOGIC process Low Voltage Gate Array true 5.0V Oscillator IO cells
View UMC 0.5um LOGIC process Low Voltage Gate Array true 5.0V Oscillator IO cells full description to...
- see the entire UMC 0.5um LOGIC process Low Voltage Gate Array true 5.0V Oscillator IO cells datasheet
- get in contact with UMC 0.5um LOGIC process Low Voltage Gate Array true 5.0V Oscillator IO cells Supplier
Logic Libraries IP
- Duet Package of Embedded Memories and Logic Libraries for GF (55nm, 40nm, 22nm)
- Duet Package of Embedded Memories and Logic Libraries for Huali (55nm, 40nm)
- Duet Package of Embedded Memories and Logic Libraries for SMIC (65nm, 40nm)
- Duet Package of Embedded Memories and Logic Libraries for TSMC (65nm, 40nm, 28nm, 16nm, N7, N6, N5, N4P)
- Duet Package of Embedded Memories and Logic Libraries for UMC (40nm, 28nm)
- SMIC 0.13um Low Leakage UHD RVT_x000D_ Logic standard cell library, compatible with E-Flash and EEPROM process.