English
Scalable, On-Die Voltage Regulation for High Current Applications
You are here:
UMC 55nm ULP/HVT Low-K Logic Process Process 8-track ECO M1 Cell Library (C60)
UMC 55nm ULP/HVT Low-K Logic Process Process 8-track ECO M1 Cell Library (C60)
View UMC 55nm ULP/HVT Low-K Logic Process Process 8-track ECO M1 Cell Library (C60) full description to...
- see the entire UMC 55nm ULP/HVT Low-K Logic Process Process 8-track ECO M1 Cell Library (C60) datasheet
- get in contact with UMC 55nm ULP/HVT Low-K Logic Process Process 8-track ECO M1 Cell Library (C60) Supplier
Logic Libraries IP
- Duet Package of Embedded Memories and Logic Libraries for GF (55nm, 40nm, 22nm)
- Duet Package of Embedded Memories and Logic Libraries for Huali (55nm, 40nm)
- Duet Package of Embedded Memories and Logic Libraries for SMIC (65nm, 40nm)
- Duet Package of Embedded Memories and Logic Libraries for TSMC (65nm, 40nm, 28nm, 16nm, N7, N6, N5, N4P)
- Duet Package of Embedded Memories and Logic Libraries for UMC (40nm, 28nm)
- SMIC 0.13um Low Leakage UHD RVT_x000D_ Logic standard cell library, compatible with E-Flash and EEPROM process.