English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
You are here:
UMC 55nm uLP LowK Logic Process Ture 3.3V Generic IO Cell Library
UMC 55nm uLP LowK Logic Process Ture 3.3V Generic IO Cell Library
View UMC 55nm uLP LowK Logic Process Ture 3.3V Generic IO Cell Library full description to...
- see the entire UMC 55nm uLP LowK Logic Process Ture 3.3V Generic IO Cell Library datasheet
- get in contact with UMC 55nm uLP LowK Logic Process Ture 3.3V Generic IO Cell Library Supplier
Logic Libraries IP
- Duet Package of Embedded Memories and Logic Libraries for GF (55nm, 40nm, 22nm)
- Duet Package of Embedded Memories and Logic Libraries for Huali (55nm, 40nm)
- Duet Package of Embedded Memories and Logic Libraries for SMIC (65nm, 40nm)
- Duet Package of Embedded Memories and Logic Libraries for TSMC (65nm, 40nm, 28nm, 16nm, N7, N6, N5, N4P)
- Duet Package of Embedded Memories and Logic Libraries for UMC (40nm, 28nm)
- SMIC 0.13um Low Leakage UHD RVT_x000D_ Logic standard cell library, compatible with E-Flash and EEPROM process.