MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
USB 2.0 Device PHY IP, UMC 0.18um G2 process
View USB 2.0 Device PHY IP, UMC 0.18um G2 process full description to...
- see the entire USB 2.0 Device PHY IP, UMC 0.18um G2 process datasheet
- get in contact with USB 2.0 Device PHY IP, UMC 0.18um G2 process Supplier