English
You are here:
USB 3.0 Device PHY IP, Non-Crystal mode support, UMC 40nm LP process
Crystal-less USB 3.0 PHY, UMC 40nm Logic/Mixed-Mode Low Power/RVT+LVT process.
View USB 3.0 Device PHY IP, Non-Crystal mode support, UMC 40nm LP process full description to...
- see the entire USB 3.0 Device PHY IP, Non-Crystal mode support, UMC 40nm LP process datasheet
- get in contact with USB 3.0 Device PHY IP, Non-Crystal mode support, UMC 40nm LP process Supplier
USB3 PHY IP
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in TSMC 22ULP
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in TSMC 28HPC+
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in SMIC 40LL
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in TSMC 16FFC
- USB 3.0 PHY
- USB 3.0 OTG PHY IP, UMC 0.11um HS/AE process