USB 3.2 Gen2 PHY IP, Silicon Proven in TSMC 28HPC+

All USB 3.2 Gen2X1 host and peripheral applications up to 10Gbps are supported by the USB 3.2 Gen2X1 transceiver IP. It complies with UTMI+ and PIPE4.0 requirements. The USB 3.2 Gen2X1 IP is backward compatible with high-speed data rates of 480Mbps, full-speed data rates of 12Mbps, and low-speed data rates of 1.5Mbps and has high-speed mixed signal circuits to accommodate Gen2 and Gen1 traffic. In order to support the USB Type-C connector, the USB 3.2 Gen2X1 IP offers an active switch to enable bi-directional plug-in and specific functionality (such as VBUS setup and USB attachment cable orientation recognition) through the CC1/CC2 pins defined in the Type-C connection.

• see the entire USB 3.2 Gen2 PHY IP, Silicon Proven in TSMC 28HPC+ datasheet
• get in contact with USB 3.2 Gen2 PHY IP, Silicon Proven in TSMC 28HPC+ Supplier