English
You are here:
USXGMII Subsystem
The Universal Serial 10GE Media Independent Interface (USXGMII) IP core implements an Ethernet Media Access Controller (MAC) with a mechanism to carry a single port of 10M, 100M, 1G, 2.5G, 5G or 10GE over an IEEE 802.3 Clause 49 BASE-R physical coding sublayer/physical layer (PCS/PHY). The USXGMII IP core is delivered as encrypted register transfer level (RTL) through the Vivado® Design Suite targeted for Xilinx UltraScale+ and UltraScale devices.
View USXGMII Subsystem full description to...
- see the entire USXGMII Subsystem datasheet
- get in contact with USXGMII Subsystem Supplier
USXGMII Subsystem IP
- VESA DisplayPort 1.4 RX IP Subsystem for Xilinx FPGAs
- UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect
- Quad core IP platform with integrated Arm security subsystem
- Pre-integrated IP blocks with an efficient processor and software in a single subsystem provides a configurable, SoC-ready solution that reduces design and integration effort
- USB 3.1/DisplayPort 1.4 IP Subsystem Solution
- Post-Quantum Security Subsystem (PQ-HW-SUB)