English
You are here:
VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple DUP I/O Cell
VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple DUP I/O Cell (05) Library developed by VeriSilicon supports power/ground pads, bi-directional I/O, IU (bi-directional I/O with pull-up only), open drain I/O and OSC pad. This library supports DUP I/O pads. It can be easily assembled with VeriSilicon Generic I/O library.
View VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple DUP I/O Cell full description to...
- see the entire VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple DUP I/O Cell datasheet
- get in contact with VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple DUP I/O Cell Supplier
SMIC IP
- Low Jitter PLL with Accurately Spaced 16-Phase Output Clocks
- Complete USB Type-C Power Delivery PHY, RTL, and Software
- USB 2.0 nanoPHY in SMIC (65nm)
- Duet Package of Embedded Memories and Logic Libraries for SMIC (65nm, 40nm)
- eMMC 5.1 HS400 PHY and I/O Pads in TSMC 28HPM-NS
- USB V3.1 Power Delivery Type-C Port Evaluation board for OTI9108 IP