English
TSMC 5nm (N5) 1.2V/1.8V/2.5V GPIO Libraries, multiple metalstacks
You are here:
VeriSilicon SMIC 0.13um 1.2V/3.3V SSTLCOMBO_01 I/O Cell Library
VeriSilicon SMIC 0.13μm SSTL2/SSTL3 Combo I/O Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.13μm Logic 1P6M Salicide 1.3V/3.3V process. This library is fully compliant with JESD8-8 Stub Series Terminated Logic for 3.3V (SSTL3), JESD8-9B Stub Series Terminated Logic for 2.5V (SSTL2) and JESD79E DDR SDRAM specification.
View VeriSilicon SMIC 0.13um 1.2V/3.3V SSTLCOMBO_01 I/O Cell Library full description to...
- see the entire VeriSilicon SMIC 0.13um 1.2V/3.3V SSTLCOMBO_01 I/O Cell Library datasheet
- get in contact with VeriSilicon SMIC 0.13um 1.2V/3.3V SSTLCOMBO_01 I/O Cell Library Supplier
SMIC 0.13um 1.2V/3.3V SSTLCOMBO_01 I/O Cell Library IP
- VeriSilicon SMIC 0.13um 1.2V/3.3V SSTLCOMBO_02 I/O Cell Library
- SMIC 0.13um General Process, 1.2V/3.3V Standard I/O Library
- SMIC 0.13um 1.2V/3.3V PCI I/O Cells Library
- VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple I/O 01C Library
- VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple I/O Cell
- VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple DUP I/O Cell