English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
You are here:
Video Encoder/Decoder -- MPEG-4 (ISO/IEC 14496-2) and JPEG (ISO/IEC 10918-1); UMC 0.13um HS/FSG
FTMCP100 is a video and image compression / decompresion IP core that supports the MPEG-4 (ISO/IEC 14496-2) and JPEG (ISO/IEC 10918-1); UMC 0.13um HS/FSG Logic Process
View Video Encoder/Decoder -- MPEG-4 (ISO/IEC 14496-2) and JPEG (ISO/IEC 10918-1); UMC 0.13um HS/FSG full description to...
- see the entire Video Encoder/Decoder -- MPEG-4 (ISO/IEC 14496-2) and JPEG (ISO/IEC 10918-1); UMC 0.13um HS/FSG datasheet
- get in contact with Video Encoder/Decoder -- MPEG-4 (ISO/IEC 14496-2) and JPEG (ISO/IEC 10918-1); UMC 0.13um HS/FSG Supplier
Digital IP
- Low Phase Noise, High-performance Digital LC PLL
- Aeonic Generate Digital PLL for multi-instance, core logic clocking
- Post-Quantum Cryptography - nQrux® Secure Boot - Quantum-Secure Authenticated Boot (PQC)
- On-chip Security Enclave - Digital IP delivered as RTL
- Secure-IC's Securyzr™ Digital Sensor: Universal and Digital Fault Injection Attack Detector can be used across all processes
- Secure-IC's Securyzr™ Fully Digital Physically Unclonable Function (PUF) - PQC Ready