Configurable CCIX controllers for CCIX 25G supporting Endpoint, Root Complex, Switch Port, and Dual Mode applications
PCIe 6.1 Controller
50G Ethernet PCS/MAC/FEC
MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm, 12nm, N5)
Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Streamlining SoC Design with IDS-Integrate™
Last-Time Buy Notifications For Your ASICs? How To Make the Most of It
CANsec: Security for the Third Generation of the CAN Bus
Redefining XPU Memory for AI Data Centers Through Custom HBM4 - Part 2
World's First CXL 3.1 Multi-Vendor Interoperability Demo Showcases New Memory Possibilities for Hyperscale Data Centers
Behind the Scenes - Introducing Xiphera's Board
Join D&R
Already on D&R? Sign in
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
