MIPI D-PHY Tx-Only 4 Lanes in GF (12nm)
Slave side SPI/QPI controller 133MHZ
32 Bit - Embedded RISC-V Processor Core
56Gbps LR SerDes IP on TSMC 16/12nm
Synopsys Announces Industry's First Ultra Ethernet and UALink IP Solutions to Connect Massive AI Accelerator Clusters
Crypto Quantique upgrades QuarkLink IoT device security platform for post-quantum cryptography (PQC)
Arasan Announces immediate availability of its SPMI IP (System Power Management Interface)
The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
Advanced Packaging and Chiplets Can Be for Everyone
Timing Optimization Technique Using Useful Skew in 5nm Technology Node
Enabling Massive AI Clusters with the Industry's First Ultra Ethernet and UALink IP Solutions
Audio Transport in DisplayPort VIP
HDT Bluetooth: the Next Step in High Quality Audio Streaming
Join D&R
Already on D&R? Sign in
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
