English
You are here:
Virtex-7 FPGA Gen3 Integrated Block for PCI Express (PCIe)
Xilinx provides a PCI Express Gen3 integrated block for PCI Express® (PCIe) in the Virtex®-7 XT and HT family of FPGAs. The Virtex-7 FPGA solution for PCI Express Gen3 includes all of the necessary components to create a complete solution for PCIe. Delivered through the IP Catalog, the Xilinx IP for Endpoint and Root Port simplifies the design process and reduces time-to-market.
This core combined with Xilinx Targeted Design Platforms, helps customers develop system solutions.
This core combined with Xilinx Targeted Design Platforms, helps customers develop system solutions.
View Virtex-7 FPGA Gen3 Integrated Block for PCI Express (PCIe) full description to...
- see the entire Virtex-7 FPGA Gen3 Integrated Block for PCI Express (PCIe) datasheet
- get in contact with Virtex-7 FPGA Gen3 Integrated Block for PCI Express (PCIe) Supplier
Interface and Interconnect IP
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Universal Chiplet Interconnect Express (UCIe) Controller
- Serial Peripheral Interconnect Master & Slave Interface Controller
- UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect
- Physical Layer Interface Core
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC