The LDS SATA 3 HOST XV7X IP incorporates the Transport layer, the Link layer and the PHY layer on a Xilinx Virtex 7 GTX speed grade 2 FPGA. The LDS SATA 3 HOST XV7X IP is compliant with Serial ATA III specification and signaling rate is fixed to 6Gbs. The LDS SATA 3 HOST XV7X IP is fully synchronous with system frequency (Clock_sys) at 37.5MHz in case of 1.5Gbps speed selection and 75MHz in case of 3Gbs speed selection and 150MHz in case of 6Gbs speed selection. The source code format is available for ease of customization. The customization can be done by Logic Design Solutions and DO254 documentation is available on request.
View
Virtex 7 GTX SATA 3 Host Controller
full description to...
see the entire
Virtex 7 GTX SATA 3 Host Controller
datasheet
get in contact with
Virtex 7 GTX SATA 3 Host Controller
Supplier
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.