XADC Wizard
Xilinx provides an easy to use wizard to configure the on-chip XADC analog to digital converter block in 7 series FPGAs.
The LogiCORE™ IP XADC Wizard for 7 Series FPGAs automates the task of configuring the XADC analog to digital conversion block in 7 series FPGAs to your desired mode of operation with an a intuitive customization GUI. The GUI generates an HDL wrapper with all the configuration attribute settings you need, providing an easy way to integrate the XADC block into your HDL design.
View XADC Wizard full description to...
- see the entire XADC Wizard datasheet
- get in contact with XADC Wizard Supplier
Interface and Interconnect IP
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Universal Chiplet Interconnect Express (UCIe) Controller
- Serial Peripheral Interconnect Master & Slave Interface Controller
- UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect
- Physical Layer Interface Core
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC