English
You are here:
XPS External Peripheral Controller
This specification defines the architecture and interface requirements for the External Peripheral Controller (EPC). The controller supports data transfers between the Processor Local Bus (PLB) and the external synchronous and/or asynchronous peripheral devices.
View XPS External Peripheral Controller full description to...
- see the entire XPS External Peripheral Controller datasheet
- get in contact with XPS External Peripheral Controller Supplier
Embedded IP
- RT-640 Embedded Hardware Security Module (HSM) for Automotive ASIL-B
- RT-645 Embedded Hardware Security Module (HSM) for Automotive ASIL-D
- Secure-IC Securyzr™ Tunable Cryptography solutions with embedded side-channel protections: AES - SHA2 - SHA3 - PKC - RSA - ECC - Crystals Kyber - Crystals Dilithium - XMSS - LMS - SM2 - SM3 - SM4 - Whirlpool - CHACHA20 - Poly1305
- Post-Quantum Cryptography - xQlave® PQC ML-KEM (Kyber)
- 32-bit Embedded RISC-V Functional Safety Processor
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.