English
NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
You are here:
ZUC Crypto Engine
The ZUC IP core is 3GPP confidentiality and integrity algorithms (EEA3/EIA3) stream cipher for telecommunication applications, requiring high performance with reduced silicon resources. It is optimized for maximum throughput and minimum latency.
The unique architecture enables a high level of flexibility. The throughput and features unique to each application can be taken into account in order to select the most optimal configuration of the implemented IP.
Standardized AXI-4 and AHB (optional) I/O simplifies system integration. All our IP cores are delivered with software drivers to simplify ASIC or FPGA integration.
We are also offering other 3GPP IP cores, such as KASUMI (SCZ_IP_BA422) and SNOW3G (SCZ_IP_BA423).
The unique architecture enables a high level of flexibility. The throughput and features unique to each application can be taken into account in order to select the most optimal configuration of the implemented IP.
Standardized AXI-4 and AHB (optional) I/O simplifies system integration. All our IP cores are delivered with software drivers to simplify ASIC or FPGA integration.
We are also offering other 3GPP IP cores, such as KASUMI (SCZ_IP_BA422) and SNOW3G (SCZ_IP_BA423).
View ZUC Crypto Engine full description to...
- see the entire ZUC Crypto Engine datasheet
- get in contact with ZUC Crypto Engine Supplier
Block Diagram of the ZUC Crypto Engine IP Core
