English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
You are here:
Zynq-7000 Processing System IP
Xilinx provides the Processing System IP Wrapper for the Zynq®-7000 to accelerate your design and its configuration for your embedded products
The Processing System IP is the software interface around the Zynq-7000 Processing System. the Zynq-7000 family consists of a system-on-chip (SoC) style integrated processing system (PS) and a Programmable Logic (PL) unit, providing an extensible and flexible SoC solution on a single die.
The Processing System IP Wrapper acts as a logic connection between the PS and the PL while assisting you to integrate custom and embedded IPs with the processing system using the Vivado® IP integrator.
The Processing System IP is the software interface around the Zynq-7000 Processing System. the Zynq-7000 family consists of a system-on-chip (SoC) style integrated processing system (PS) and a Programmable Logic (PL) unit, providing an extensible and flexible SoC solution on a single die.
The Processing System IP Wrapper acts as a logic connection between the PS and the PL while assisting you to integrate custom and embedded IPs with the processing system using the Vivado® IP integrator.
View Zynq-7000 Processing System IP full description to...
- see the entire Zynq-7000 Processing System IP datasheet
- get in contact with Zynq-7000 Processing System IP Supplier