New Silicon IP
-
MIPI D-PHY Universal IP in UMC 28HPC+
- Supports MIPI Alliance Specification for D-PHY Version 2.5
- Consists of 1 Clock lane and 4 Data lanes
- Embedded, high performance, and highly programmable PLL
-
Automotive Interface IP Series
-
Ultra-low-power AI/ML processor and accelerator
- Allows complex inference at the very edge, at the sensor, even in battery-operated or energy harvesting devices.
-
MIPI D-PHY DSI RX (Receiver) in UMC 22ULP/22ULL
- Supports MIPI Alliance Specification for D-PHY Version 2.5
- Consists of 1 Clock lane and 4 Data lanes
-
PCIe 3.0 PHY in Samsung (SF5A
-
10MHz to 50MHz fractional-N PLL synthesizer
-
Process/Voltage/Temperature Sensor (Supply voltage 1.8V/0.9V)
- UMC 28nm HPC+ technology
- Temperature measurement range -40°C ÷ +125°C
-
UMC L28HPCLVT 28nm Ultra PLL - 15MHz-3000MHz
-
UMC L28EHVLVT 28nm Ultra PLL - 15MHz-3000MHz
IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP catalog (8,000 products from more than 400 companies)