32-Bit SPARC V8 Processor
ONFI 4.1 NAND Flash Controller & PHY & IO Pads on 28nm
Tensilica Vision Q8 DSP
MIPI M-PHY G4 Type 1 1Tx1RX in TSMC (16nm, 12nm, N5)
SerDes Hard Macro IP in GlobalFoundries 22FDX - Available For Licensing and Implementation from Global IP Core
InPsytech Joins Intel Foundry Accelerator IP Alliance to Boost HPC, AI, And Automotive Applications
Intel's New CEO Called "Strong Choice" to Respin Company
Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
How the Ability to Manage Register Specifications Helps You Create More Competitive Products
Why RISC-V is a viable option for safety-critical applications
Future-Proofing Embedded Systems: Why Post-Quantum Cryptography matters
RISC-V Powered Executive M.Tech VLSI PG Program for Next-Gen Chip Designers
Rambus CryptoManager Root of Trust Solutions Tailor Security Capabilities to Specific Customer Needs with New Three-Tier Architecture
Sandeep Brahmadathan breaks down Cadence's high-performance, low-latency controller solution for PCI Express (PCIe).
Posted on Wednesday Oct. 29, 2014
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.