English
Protocol Debug for Complex SoCs
Bernie DeLay, group director for Verification IP R&D at Synopsys, talks to Ed Sperling of Semiconductor Engineering about the challenges of debugging protocols in complex SoCs.
Posted on Wednesday Sep. 30, 2015
Synopsys Channel
What is USB4? USB, PCIe, and DisplayPort with a Single Type-C Connector
2:12
Synopsys at IP SoC Santa Clara 2019
3:37
IP That Drives Intelligence
4:22
Congratulations D&R - Aart de Geus, Synopsys Inc.
9:13
IP Solutions for Securing IoT Devices
1:52
DesignWare IP for Embedded Vision, Automotive, FinFET SoCs and more
4:30
Keysight Tests Synopsys DesignWare USB 3.1 IP for Compliance
3:30
What Designers Need to Know About the PCI Express 4.0 Draft 0.7 Specification
4:44
What is an Embedded Vision Processor?
4:27
Introduction to Embedded Vision
3:05
What is USB4? USB, PCIe, and DisplayPort with a Single Type-C Connector2:12
Synopsys at IP SoC Santa Clara 20193:37
IP That Drives Intelligence4:22
Congratulations D&R - Aart de Geus, Synopsys Inc. 9:13
IP Solutions for Securing IoT Devices1:52
DesignWare IP for Embedded Vision, Automotive, FinFET SoCs and more4:30
Keysight Tests Synopsys DesignWare USB 3.1 IP for Compliance3:30
What Designers Need to Know About the PCI Express 4.0 Draft 0.7 Specification4:44
What is an Embedded Vision Processor?4:27
Introduction to Embedded Vision3:05